1.	Name of Course					Digital Logic Design				
2.	Course Code					JDLD1033				
			•			ubject is offered., <b>JDLD</b> = the remaining three alphabets identify the el of study; in this case undergraduate level, <b>103</b> 3 = the second and				
	_		_		•	dentify credit value or credit hours				
3.	Name(s) of academic staff	1				To be Assigned				
4.	Rationale for the inclusion of the course/module in the programme					Knowledge of digital logic design is essential in electrical and electronics engineering. Moreover, acquiring knowledge in logic circuit enable engineer to design digital system.				
5.	Semester and Year offered					Year 1, Semester 2				
6.	Total Student Learning Time (SLT) Face to Face					Total Guided and Independent Learning				
	L = Lecture T = Tutorial P = Practical	L	Т	Р	IS	Total Guided and Independent Learning = 120				
	IS= Independent Study	42	7	6	65					
7.	Credit Value		•		I	3.0				
	Lecture: 3 hours per week x 14 Tutorial 1 hour per week x 7 wo Practical: 2 hours x 3 weeks		5							
8.	Prerequisite (if any)					None				
9.	Course Objectives 1. To equip the students of Course Learning Outcomes (CL		ie know	ledge (	of the	digital logic design.				

At the end of the semester students should be able to:

CLO1: Describe the differences between analog and digital systems, and their respective advantages and disadvantages;

CLO2: Analyze and design combinational and sequential logic circuit;

CLO3: Apply algebraic methods based on Boolean algebra and truth table to.

## 10. Transferable Skills:

This course is expected the development of the following transferable skills:

- An ability to manage time and task
- An ability to learn both independently and co—operatively;
- An ability to take responsibility and carry out laboratory test;
- An ability to take initiative and lead other;
- An ability to use software where relevant to the subject.

## 11. Teaching-learning and assessment strategy

A variety of learning strategies are used throughout the course, including the following

- Classroom Lesson; Lecturer and power point presentation
- Tutorial session
- Student- lecturer Discussion
- Collaborative and co-operative learn;
- Independent study.

Asse	essment:		
	Course works		40%
	Assignment	5%	
	Tutorial	5%	
	Quizzes	5%	
	Laboratory works	10%	
	Test	15%	
	Final Examination		60%
	<u>Total</u>		<u>100%</u>

## 12. Synopsis:

This course is very important course in the field of digital logic design. The objective of course is to provide a basic understanding of the basics of digital logic circuits and their applications in digital system.

## 13. Mode of Delivery:

Lectures;

Tutorials;

Laboratory works

CLO-PLO	Assessment Tool	1	2	3	4	5
Marks	1001	0-39	40-49	50-59	60-74	75-100
Grade		(F)	(D,D+)	(C-,C,C+)	(B-,B,B+)	(A-,A,A+
To Describe the differences between analog and digital systems, and their respective advantages and disadvantages.	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Excellent To: - manage tim and task - learn both independer and cooperative - take responsibili and carry o
CLO2:  To Analyze and design combinational and sequential logic circuit;	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Excellent To: - manage time and task - learn both independer and cooperative - take responsibili and carry of
CLO3:  Apply algebraic methods based on Boolean algebra and truth table.	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out	Excellent To: - manage tim and task - learn both independer and cooperative - take responsibili and carry o

15.	Mapping of the Programme O	bjective	s to the	Prograi	nme Lea	arning C	utcome	es .				
	Programme Learning Outcomes (PLO)  Programme Objectives (PO)	<b>PLO1:</b> Ability to acquire and apply knowledge of science and engineering fundamentals.	<b>PLO2:</b> Acquired in-depth technical competence in digital logic design engineering discipline.	<b>PLO3:</b> Ability to undertake problem identification, formulation and solution;	<b>PLO4:</b> Ability to utilise systems approach to design and evaluate operational performance.	<b>PLO5:</b> Understanding of the principles of design for sustainable development;	<b>PLO6:</b> Understanding of professional and ethical responsibilities and commitment to them.	PLO7: Ability to communicate effectively, not only with engineers but also with the community at large.	<b>PLO8:</b> Ability to function effectively as an individual and in a group with the capacity to be a leader or manager;	PLO9: Understanding of the social, cultural, global and environmental responsibilities of a professional engineer	<b>PLO10:</b> Recognising the need to undertake lifelong learning, and possessing/acquiring the capacity to do so	PLO11: Ability become entrepreneur
	PO1: To produce graduates with excellent knowledge and competency in Electrical and Electronic Engineering;	<b>√</b>			✓			<b>√</b>				
	PO2: To produce graduates with professional, generic attributes to meet the present and future global demands;							<b>√</b>				
	PO3: To produce graduates with Islamic humanistic values and reinvention skills to meet the requirement of a dynamic environment. These skills include Civil Intelligence, Moral Intelligence, Self-Reliance and Communication Skills.							<b>✓</b>				

16.	Mapping of the course Learni	ng Outco	ome to t	he Prog	ramme	Outcom	ie					
10.	Programme Learning Outcomes (PLO)  Course Learning Outcome (CLO)	PLO1: Ability to acquire and apply knowledge of cience and engineering fundamentals.	PLO2: Acquired in-depth technical competence in digital logic design engineering discipline.	PLO3: Ability to undertake problem identification, formulation and solution;	PLO4: Ability to utilise systems approach to design and evaluate operational performance.	PLOS: Understanding of the principles of design for generations of design for generations.	<b>PLO6:</b> Understanding of professional and ethical responsibilities and commitment to them.	PLO7: Ability to communicate effectively, not only with engineers but also with the community at large.	PLO8: Ability to function effectively as an individual and in a group with the capacity to be a leader or manager;	PLO9: Understanding of the social, cultural, global and environmental responsibilities of a professional engineer	<b>PLO10:</b> Recognising the need to undertake lifelong learning, and possessing/acquiring the capacity to do so	PLO11: Ability become entrepreneur
	CLO1: Describe the differences between analog and digital systems, and their respective advantages and disadvantages. CLO2:	<b>√</b>			<b>√</b>			<b>√</b>				
	To Analyze and design combinational and sequential logic circuit.  CLO3:	✓			✓			<b>✓</b>				
	To apply algebraic methods based on Boolean algebra and truth table;	✓			<b>√</b>			<b>✓</b>				

Conte	ent outline of the course/module and the SLT per topic					
Detai	<u>Is</u>		1	SLT (Hour)		
		L	Т	Р	IS	Tota
	Introduction					
	Numerical Representation,					
	<ul> <li>Digital and Analog Systems,</li> </ul>					
To <b>pic 1</b>	<ul> <li>Digital Number Systems,</li> </ul>	3			8	11
<b>d</b> ol	<ul> <li>Representing Binary Quantities,</li> </ul>	3	_	_	0	11
•	<ul> <li>Digital Circuits/Logic Circuits,</li> </ul>					
	<ul> <li>Parallel and Serial Transmission,</li> </ul>					
	Memory,					
	Digital Computers.					
	Number Systems and Codes					
Topic2	<ul> <li>Binary-to-Decimal Conversions,</li> <li>Decimal-to-Binary Conversions,</li> <li>Hexadecimal Number System,</li> <li>BCD Code,</li> <li>The Gray Code,</li> <li>Alphanumeric Codes</li> </ul>	6	1	-	10	17
	Describing Logic Circuits					
	Boolean Constants and Variables,					
	Truth Tables,					
	OR Operation with OR Gates,					
	AND Operation with AND Gates,					
	NOT Operation					
	Describing Logic Circuits Algebraically,					
m	Evaluating Logic-Circuit Outputs,					
Topic3	Implementing Circuits from Boolean Expressions,	9	1	_	10	20
10	NOR Gates and NAND Gates, Boolean Theorems,					
	DeMorgan Theorems,					
	Universality of NAND Gates and NOR Gates					
	Alternate Logic-Gate Representations,					
	Which Gate Representation to Use, I					
	EEE/ANSI Standard Logic Symbols,					
	Description Languages Versus Programming Languages,					
	Implementing Logic Circuits with PLDs, HDL Format and Syntax					

	Combinational Logic Circuits					
Topic 4	<ul> <li>Sum-of-Products Form,</li> <li>Simplifying Logic Circuits,</li> <li>Algebraic Simplification</li> <li>Designing Combinational Logic Circuits,</li> <li>Karnaugh Map Method,</li> <li>Exclusive-OR and Exclusive-NOR Circuits,</li> <li>Parity Generator and Checker,</li> <li>Enable/Disable Circuits,</li> <li>Basic Characteristics of Digital ICs,</li> <li>Programmable Logic Devices</li> </ul>	6	1	-	10	17
Topic 5	Sequential Logic Circuits  NAND Gate Latch, NOR Gate Latch, Digital Pulses, Clock Signals and Clocked Flip-Flops, Clocked S-R Flip-Flop, Clocked J-K Flip-Flop Clocked D Flip-Flop, D Latch (Transparent Latch), Asynchronous Inputs IEEE/ANSI Symbols, Flip-Flop Timing Considerations, Potential Timing Problem in FF Circuits, Flip-Flop Applications, Flip-Flop Synchronization Detecting an Input Sequence, Data Storage and Transfer, Serial Data Transfer: Shift Registers, Frequency Division and Counting, Schmitt-Trigger Devices, One-Shot (Monostable Multivibrator), Clock Generator Circuits	9	2	-	12	23

allar Design. Decoders. der Circuit Structures. menting Logic Functions Using Decoder. der Circuit Structures. plexers/Data. tors. plexer Circuit Structures. cations of Multiplexers. altiplexers/Data Distributors. y Arithmetic Elements. y Adder Circuits. y Subtraction Circuits. metic Overflow Detection. Comparators.	9	2	_	15	26
nputer Arithmetic Logic Unit.  Counters and Registers  Chronous (Ripple) Counters, Ingation Delay in Ripple Counters, Ironous (Parallel) Counters, Iters with MOD Numbers < 2N, Ironous Down and Up/Down Counters Ironous Counter Design, State Machines. Design of Modular Systems					
ional Logic Circuits And Their Applications I logic circuit And Their Applications esign.	-	-	6	-	6
	42	7	6	65	120
П	ogic circuit And Their Applications	ogic circuit And Their Applications - ign.  Total SLT (Hour) 42	ogic circuit And Their Applications	ogic circuit And Their Applications 6  Total SLT (Hour) 42 7 6  rting the course	ogic circuit And Their Applications 6 - G  Total SLT (Hour) 42 7 6 65

Ronald J. Tocci, Neal S. Widmer and Gregory L. Moss, "Digital Systems - Principles and Applications", 11th ed.,

3. S. Brown and Z. Vranesic, "Fundamentals of Digital Logic with VHDL Design", 3rd ed., McGraw-Hill, 2007.

Prentice-Hall, 2006

All materials will be available to the students in the library.

Other additional information

19.