1.	Name of Course					Fabrication Technology				
2.	Course Code					JFAB2053				
	-	= the fir	st digit	identi	fy leve	bject is offered., <b>JFAB</b> = the remaining three alphabet identify the of study; in this case undergraduate level, <b>205</b> 3= the second and dentify credit value or credit hours				
3.	Name(s) of academic staff					To be Assigned				
4.	Rationale for the inclusion of the programme	the inclusion of the course/module in the				Knowledge of basic fabrication technology materials is essential in electronics engineering. Moreover, acquiring knowledge in fabrication enable engineer to design and fabricate semiconductor devices.				
5.	Semester and Year offered					Year 3, semester 1				
6.	Total Student Learning Time (SLT)	Face to Face				Total Guided and Independent Learning				
	L = Lecture T = Tutorial P = Practical IS = Independent Study	L 42	<b>T</b>	<b>P</b> 6	<b>IS</b>	- Total Guided and Independent Learning = 120				
	, ,	42	,	U	03					
7.	Credit Value					3.0				
	Lecture: 3 hours per week x 14 w Tutorial: 1 hour per week x 7 we Practical: 2 hours x 3 weeks									
8.	Prerequisite (if any)					JDLD1033: Digital Logic Design				

#### 9. Course Objectives

- 1. To introduce the fabrication technology;
- 2. To equip the students with the knowledge of the semiconductor materials and its properties.

#### **Course Learning Outcomes (CLO)**

At the end of the semester students should be able to:

CLO1: To demonstrate the fundamentals of semiconductor fabrication technology, from crystal growth to IC assembly;

CLO2: To understand the stages of IC manufacturing including wafer substrate preparation, wafer fabrication, wafer sorting and wafer assembly;

CLO3: To comprehend the concepts of Photolithography and Etching in monolithic IC fabrication.

#### 10. Transferable Skills:

This course is expected the development of the following transferable skills:

- An ability to manage time and task
- An ability to learn both independently and co—operatively;
- An ability to take responsibility and carry out laboratory test;
- An ability to take initiative and lead other;
- An ability to use software where relevant to the subject.

#### 11. Teaching-learning and assessment strategy

A variety of learning strategies are used throughout the course, including the following

- Classroom Lesson; Lecturer and power point presentation
- Tutorial session
- Student- lecturer Discussion

- Collaborative and co-operative learn;
- Independent study.

#### Assessment:

Course works		40%
Assignment	5%	
Tutorial	5%	
Quizzes	5%	
Laboratory works	10%	
Test	15%	
Final Examination		60%
<u>Total</u>		100%

### 12. Synopsis:

This course is very important course in the field of electronic engineering. The objective of course is to introduce students to the fundamentals of VLSI Fabrication technology.

## 13. Mode of Delivery:

Lectures,

Tutorials,

Laboratory works

# 14. Assessment Methods and Types: Performance Criteria:

CLO-PLO	Assessment	1	2	3	4	5
Marks	Tool	0-39	40-49	50-59	60-74	75-100
Grade		(F)	(D,D+)	(C-,C,C+)	(B-,B,B+)	(A-,A,A+)
CLO1:  To demonstrate the fundamentals of semiconductor fabrication technology, from crystal growth to IC assembly;	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Excellent To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test
CLO2:  To understand the stages of IC manufacturing including wafer substrate preparation, wafer fabrication, wafer sorting and wafer assembly;	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Excellent To:  - manage time and task  - learn both independently and cooperatively - take responsibility and carry out laboratory test
CLO3:  To comprehend the concepts of Photolithography and Etching in monolithic IC fabrication;	Assignment Tutorials Lab works Quizzes Test Examination	Fail To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Poor To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Satisfactory To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Good To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test	Excellent To: - manage time and task - learn both independently and cooperatively - take responsibility and carry out laboratory test

15.	Mapping of the Programme Objectives to the Programme Learning Outcomes											
	Programme Learning Outcomes (PLO)  Programme Objectives (PO)	<b>PLO1:</b> Ability to acquire and apply knowledge of science and engineering fundamentals.	<b>PLO2:</b> Acquired in-depth technical competence in electrical and electronics engineering discipline.	<b>PLO3:</b> Ability to undertake problem identification, formulation and solution;	<b>PLO4:</b> Ability to utilise systems approach to design and evaluate operational performance.	<b>PLO5:</b> Understanding of the principles of design for sustainable development;	<b>PLO6:</b> Understanding of professional and ethical responsibilities and commitment to them.	PLO7: Ability to communicate effectively, not only with engineers but also with the community at large.	PLO8: Ability to function effectively as an individual and in a group with the capacity to be a leader or manager;	PLO9: Understanding of the social, cultural, global and environmental responsibilities of a professional engineer	<b>PLO10:</b> Recognising the need to undertake lifelong learning, and possessing/acquiring the capacity to do so	PLO11: Ability become entrepreneur
	PEO1: To produce graduates with excellent knowledge and competency in Electrical and Electronic Engineering;	<b>√</b>	✓	<b>√</b>	<b>√</b>							
	<b>PEO2:</b> To produce graduates with professional, generic attributes to meet the present and future global demands.	<b>√</b>	<b>√</b>	✓	<b>√</b>							
	PEO3: To produce graduates with Islamic humanistic values and reinvention skills to meet the requirement of a dynamic environment. These skills include Civil Intelligence, Moral Intelligence, Self-Reliance and Communication Skills.	<b>✓</b>	✓	<b>✓</b>	✓							

16.	Mapping of the course Le	earning (	Outcome	to the P	rogramı	ne Outo	ome					
	Programme Learning Outcomes (PLO)  Course Learning Outcome (CLO)	<b>PLO1:</b> Ability to acquire and apply knowledge of science and engineering fundamentals.	<b>PLO2:</b> Acquired in-depth technical competence in electrical and electronics engineering discipline.	<b>PLO3:</b> Ability to undertake problem identification, formulation and solution;	<b>PLO4:</b> Ability to utilise systems approach to design and evaluate operational performance.	<b>PLO5:</b> Understanding of the principles of design for sustainable development;	<b>PLO6:</b> Understanding of professional and ethical responsibilities and commitment to them.	<b>PLO7:</b> Ability to communicate effectively, not only with engineers but also with the community at large.	<b>PLO8:</b> Ability to function effectively as an individual and in a group with the capacity to be a leader or manager;	<b>PLO9:</b> Understanding of the social, cultural, global and environmental responsibilities of a professional engineer	<b>PLO10:</b> Recognising the need to undertake lifelong learning, and possessing/acquiring the capacity to do so	PLO11: Ability become entrepreneur
	CLO1:  To demonstrate the fundamentals of semiconductor fabrication technology, from crystal growth to IC assembly.	✓	✓	<b>√</b>	<b>√</b>							
	CLO2: To understand the stages of IC manufacturing including wafer substrate preparation, wafer fabrication, wafer sorting and wafer assembly;	<b>√</b>	<b>✓</b>	<b>√</b>	<b>√</b>							
	CLO3:  To comprehend the concepts of Photolithography and Etching in monolithic IC fabrication;	<b>√</b>	✓	<b>√</b>	<b>√</b>							

17.	Cont	ent outline of the course/module and the SLT per topic					
	Detai	ile			SLT (Hour		
	Detai		L	Т	P	IS	Total
	Topic 1	Introduction	3	-	-	6	9
	Topic2	Crystal Growth and Wafer Preparation  Electronic-Grade Silicon, Czochralski Crystal Growing, Silicon Shaping, Processing Considerations	3	-	-	6	9
	Topic 3	<ul> <li>Photolithography and Etching</li> <li>Wafer Cleaning,</li> <li>Barrier Layer Formation,</li> <li>Photoresist Application,</li> <li>Soft Baking, Mask Alignment,</li> <li>Photoresist Exposure and Development,</li> <li>Hard Baking,</li> <li>Wet Chemical Etching,</li> <li>Dry Etching,</li> <li>Photoresist Removal,</li> <li>Photomask Fabrication</li> </ul>	9	2	-	13	24
	Topic 4	Film Deposition and Oxidation  • Evaporation Techniques, • Sputtering, • Chemical Vapor Deposition, • Epitaxy  Diffusion and Ion Implantation  • Diffusion Process, • Diffusion Coefficient, • Successive Diffusions, • Solid-Solubility Limits, • Junction Formation and Characterization, • Sheet Resistance, • Diffusion Systems, • Implantation Technology, • Selective Implantation, • Junction Depth, • Channeling, • Lattice Damage, Annealing	12	3	-	17	32

	Interconnections and Contacts					
	Ohmic Contact Formation,					
	<ul> <li>Aluminum-Silicon Eutectic Behavior,</li> </ul>					
	<ul> <li>Aluminum Spiking and Junction Penetration,</li> </ul>					
ъ	Contact Resistance,					
Topic 5	<ul> <li>Electromigration,</li> </ul>	9	2	_		24
Į o	Diffused Interconnections,				13	_
•	<ul> <li>Polysilicon Interconnections,</li> </ul>					
	<ul> <li>Buried Contacts, Butted Contacts,</li> </ul>					
	• Silicides,					
	<ul> <li>Multilayer Contacts,</li> </ul>					
	Liftoff Process,					
	Multilevel Metallization					
	Packaging and Yield					
	<ul> <li>Testing,</li> </ul>					
	Die Separation,					
10	Die Attachment,					
oic(	Wire Bonding,	6	_	_		16
Topic6	Packages,				10	-0
	Flip-Chip Process,					
	<ul> <li>Tape-Automated-Bonding Process,</li> </ul>					
	• Yield,					
	Uniform and Nonuniform Defect Densities					
_	Simulation of Diffusion Processes					
Practical	2. Simulation of a Complete Fabrication Process	-	-	6	-	6
	Total SLT (Hour)	42	7	6	65	120
Main	references supporting the course			<u>I</u>	1	I
	Stephen A. Campbell, "Fabrication Engineering at the Mic	ro- and Nanos	scale", 4th	ed., Oxfor	d University	y Press
	2009.					

19. Other additional information

All materials will be available to the students in the library.